



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/691,833	10/22/2003	Mysore Purushotham Divakar	681331-160	6666

23879 7590 12/10/2004

BRIAN M BERLINER, ESQ  
O'MELVENY & MYERS, LLP  
400 SOUTH HOPE STREET  
LOS ANGELES, CA 90071-2899

EXAMINER
----------

CHERVINSKY, BORIS LEO

ART UNIT	PAPER NUMBER
----------	--------------

2835

DATE MAILED: 12/10/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

**Application No.**

10/691,833

**Applicant(s)**

DIVAKAR ET AL.

**Examiner**

Boris L. Chervinsky

**Art Unit**

2835

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 22 October 2003.  
2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-17 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.  
6) ☒ Claim(s) 1-17 is/are rejected.  
7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.  
10) ☒ The drawing(s) filed on 22 October 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_

- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_  
5) ☐ Notice of Informal Patent Application (PTO-152)  
6) ☐ Other: \_\_\_\_\_

## DETAILED ACTION

### *Claim Rejections - 35 USC § 103*

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-11, 13-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hashemi.

Hashemi discloses an electronic package comprising a substrate 120 having the top and the bottom surfaces, a plurality of a plurality of electrically and thermally conductive pads 147 provided on the bottom surface of the substrate in electrical communication with the IC chip 102 through respective conductive vias 146, the plurality of pads including first pads in a peripheral region of said bottom surface of the substrate 120 having a first surface area and second pads on the inner surface of the substrate 120 having a second surface area, said second surface area being substantially larger than said first surface area; heat generated by IC chip is conducted out through the plurality of pads; the at least one power IC chip is substantially aligned with at least one of said second pads; the first pads are substantially located at a first side of said bottom surface; the second pads are substantially located at a second side of said bottom surface; the substrate 120 comprises a plurality of die attach pads provided on the top surface, the IC chip being mounted to a corresponding one of said plurality of die attach pads; the plurality of vias 146 extending through the substrate, each one of the plurality

Art Unit: 2835

of vias having a first end located proximate to said at least one IC chip and a second end located proximate to one of the second pads; plurality of vias are arranged in an array located beneath said at least one IC chip; the array is electrically and thermally coupled to the at least one IC chip and the one of said second pads.

Hashemi discloses the claimed invention except the structure being used as various types of DC-DC converter having MOSFET's. It would have been obvious at the time the invention was made to a person having ordinary skill in the art to use the claimed structure for DC-DC converter with MOSFET's since it has been held that a recitation with respect to the manner in which a claimed apparatus is intended to be employed does not differentiate the claimed apparatus from a prior art apparatus satisfying the claimed structural limitations. *Ex parte Masham*, 2 USPQ2d 1647 (1987). The details written to the arrangement of the MOSFET's in pairs and placing them in corresponding locations to the second pads (claims 9 and 10) has not been proven to be critical for the claimed invention and it appears to be mere duplication of the essential parts, therefore it would have been obvious to one having ordinary skill in the art since it has been held that mere duplication of the essential working parts of a device involves only routine skill in the art. *St. Regis Paper Co. v. Bemis Co.*, 193 USPQ 8.

3. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hashemi in view of Craft.

Hashemi discloses the claimed invention except the plurality of discrete passive components electrically coupled to the IC chip. Craft discloses the assembly including the substrate, the vias, the pads and the plurality of the passive components attached to

Art Unit: 2835

the pads and electrically coupled to the IC chip. It would have been obvious at the time the invention was made to a person having ordinary skill in the art to have the plurality of the discrete passive components as disclosed by Craft in the device disclosed by Hashemi to provide needed functionality to the device.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Boris L. Chervinsky whose telephone number is 571-272-2039. The examiner can normally be reached on 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynn D. Feild can be reached on 571-272-2800 ext. 35. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

**BORIS CHERVINSKY**  
**PRIMARY EXAMINER**

*Boris L. Chervinsky*  
12/8/4